AMENDMENTS TO THE CLAIMS

1. (Currently Amended) A delay locked loop (DLL) <u>block to generate a delay locked clock signal by delaying an external clock signal in a semiconductor device, comprising:</u>

an <u>a</u> clock buffer <u>to receiving receive</u> an <u>the</u> external clock signal and an inverted elock signal <u>of the external clock signal</u> and outputting first and second internal clock signals to be used in the <u>DLL circuit</u> to generate a plurality of internal clock signals; and

a variable clock divider to receiving receive one of the second internal signal clock signals from the clock buffer and variably dividing the second internal clock signal to have a predetermined pulse width according to a control signal based on a column address strobe (CAS) latency, which is set according to a frequency of the external clock signal, wherein the control signal is initially set to have a first logic level and is enabled to a second logic level when the CAS latency corresponds to a predetermined frequency. and a control signal based on a column address strobe (CAS) signal to generate a divided signal having a predetermined pulse width adjusted by the control signal; and

a DLL circuit to receive the plurality of internal clock signals and the divided signal to generate the delay locked clock signal.

- 2. (Currently Amended) The DLL <u>block</u> as recited in claim 1, <u>further comprising</u> wherein the DLL <u>circuit includes</u>:
- a plurality of delay lines, each delay line having a plurality of unit delay delays, to delay the plurality of internal clock signals and the divided signal;
- a delay model to delay an output of the plurality of delay lines for a predetermined delay time to generate a feedback signal;
- a phase comparator <u>to</u> <u>comparing compare</u> a phase <u>between of</u> a reference clock signal generated <u>from by</u> the <u>variable</u> clock divider <u>and a with a phase of the</u> feedback signal <u>to generate a comparison signal</u>, <u>wherein the reference clock signal is an inverted version of the divided signal</u>;
- a shift controller for to generating generate a shift right signal or a shift left signal according to a the comparison signal outputted from the phase comparator; and

a shift register <u>for to adjusting amount of delay amount</u> of the delay lines in response to the shift right signal or the shift left signal; and

a delay model generating a feedback signal by compensating a time difference between the external clock signal and the internal clock difference.

- 3. (Currently Amended) The DLL <u>block</u> as recited in claim 1, wherein the variable clock divider includes:
- a first divider for to generating a first divided signal having a first pulse width and a first period by receiving receive the second one of the internal clock signal signals to generate a first divided signal having a first pulse width and a first period;

a second divider for to receive the first divided signal generating to generate a second divided signal having the first pulse width and a second period and a third divided signal having a second pulse width and the second period by receiving the first divided signal;

a selector <u>for to</u> selectively outputting the second divided signal and the third divided signal <u>in response to the control signal</u> <u>according to the control signal</u>;

a third clock divider for to generating a fourth divided clock signal having the first pulse width and a third period or a fifth divided clock signal having the second pulse width and the third period as a reference clock signal by receiving the second divided signal and the third divided signal receive an output of the selector to generate the divided signal; and

an output driver outputting an inverted reference clock signal into the delay lines.

- 4. (Currently Amended) The DLL <u>block</u> as recited in claim 3, wherein the first divider includes:
- a 1st NAND gate <u>to performing</u> a NAND operation by receiving the <u>second</u> <u>one</u> <u>of the</u> internal clock <u>signal</u> <u>signals</u>;
- a 2nd NAND gate <u>to performing</u> a NAND operation by receiving the <u>second</u> <u>one</u> <u>of the</u> internal clock <u>signal</u> <u>signals</u>;
 - a 1st inverter to inverting the second one of the internal clock signal signals;

- a 3rd NAND gate <u>to performing</u> a NAND operation by receiving an output signal of the 2nd NAND gate;
- a 4th NAND gate, which is cross-coupled with the 3rd NAND gate, <u>to</u> outputting the first divided signal by performing a NAND operation for an output signal of the 1st NAND gate;
- a 5th NAND gate to performing a NAND operation by receiving output signals of the 3rd NAND gate and the 1st inverter;
- a 6th NAND gate <u>to performing</u> a NAND operation by receiving output signals of the 4th NAND gate and the 1st inverter;
- a 7th NAND gate to performing an NAND operation by receiving an output signal of the 6th NAND gate and outputting an output signal to the 2nd NAND gate; and
- a 8th NAND gate, which is cross-coupled with the 7th NAND gate, to performing a NAND operation by receiving an output signal of the 5th NAND gate and outputting an output signal to the 1st NAND gate.
- 5. (Currently Amended) The DLL <u>block</u> as recited in claim 3 <u>4</u>, wherein the second divider includes:
- a 9th NAND gate for-to performing a NAND operation by receiving the first divided signal;
- a 10th NAND gate for to performing a NAND operation by receiving the first divided signal;
 - a 2nd inverter to inverting the first divided signal;
- a 11th NAND gate <u>to performing</u> a NAND operation by receiving an output signal of the 10th NAND gate;
- a 12th NAND gate, which is cross-coupled with the 11th NAND gate, <u>to</u> outputting the second divided signal by performing a NAND operation for an output signal of the 9th NAND gate;
- a 13th NAND gate <u>to performing</u> a NAND operation by receiving output signals of the 11th NAND gate and the 2nd inverter;
- a 14th NAND gate <u>to performing</u> a NAND operation by receiving output signals of the 12th NAND gate and the 2nd inverter;

- a 15th NAND gate <u>to performing</u> an NAND operation by receiving an output signal of the 14th NAND gate and outputting an output signal to the 10th NAND gate; and
- a 16th NAND gate, which is cross-coupled with the 15th NAND gate, <u>to</u> performing a NAND operation by receiving an output signal of the 13th NAND gate and outputting an output signal to the 9th NAND gate.
- 6. (Currently Amended) The DLL circuit block as recited in claim 3, wherein the selector includes:
- a first pass gate for to passing the second divided signal to the second clock divider when the control signal is the in a first logic level, and for breaking the second divided signal when the control signal is the second logic level; and
- a second pass gate for-to passing the third divided signal to the second clock divider when the control signal is the in a second logic level, and for breaking the second divided signal when the control signal is the first logic level.
- 7. (Currently Amended) The DLL circuit block as recited in claim 3 5, wherein the third divider includes:
- a 17th NAND gate for to performing a NAND operation by receiving an output signal of the selector;
- a 18th NAND gate <u>for to performing</u> a NAND operation by receiving the output signal of the selector;
 - a 3rd inverter to inverting the output signal of the selector;
- a 19th NAND gate <u>to performing</u> a NAND operation by receiving an output signal of the 18th NAND gate;
- a 20th NAND gate, which is cross-coupled with the 19th NAND gate, to performing a NAND operation for an output signal of the 17th NAND gate;
- a 21st NAND gate <u>to performing</u> a NAND operation by receiving output signals of the 19th NAND gate and the 3rd inverter;
- a 22nd NAND gate <u>to performing</u> a NAND operation by receiving output signals of the 20th NAND gate and the 3rd inverter and outputting a reference signal;

- a 23rd NAND gate to performing an NAND operation by receiving an output signal of the 22nd NAND gate and outputting an output signal to the 18th NAND gate; and
- a 24th NAND gate, which is cross-coupled with the 23rd NAND gate, <u>to</u> performing a NAND operation by receiving an output signal of the 21st NAND gate and outputting an output signal to the 17th NAND gate.
- 8. (New) A delay locked loop (DLL) block to generate a delay locked clock signal by delaying an external clock signal for use in a semiconductor device, comprising:
- a clock buffer to receive the external clock signal and an inverted signal of the external clock signal to generate a plurality of internal clock signals;
- a clock divider to receive one of the internal clock signals and a control signal based on a column address strobe (CAS) latency to generate a divided signal having a predetermined pulse width adjusted by the control signal; and
- a DLL circuit to receive the plurality of internal clock signals and the divided signal to generate the delay locked clock signal.
- 9. (New) The DLL block as recited in claim 8, wherein the DLL circuit includes: a plurality of delay lines, each delay line having a plurality of unit delays, to delay the plurality of internal clock signals and the divided signal;
- a delay model to delay an output of the plurality of delay lines for a predetermined delay time to generate a feedback signal;
- a phase comparator to compare a phase of a reference clock signal generated by the clock divider with a phase of the feedback signal in to generate a comparison signal, wherein the reference clock signal is an inverted version of the divided signal;
- a shift controller to generate a shift right signal or a shift left signal according to the comparison signal; and
- a shift register to adjust delay amount of the delay lines in response to the shift right signal or the shift left signal.
- 10. (New) The DLL block as recited in claim 8, wherein the clock divider includes:

a first divider to receive the one of the internal clock signals to generate a first divided signal having a first pulse width and a first period;

a second divider to receive the first divided signal in order to generate a second divided signal having the first pulse width and a second period and a third divided signal having a second pulse width and the second period;

a selector to selectively output the second divided signal and the third divided signal according to the control signal;

a third clock divider to receive an output of the selector to generate the divided signal.

- 11. (New) The DLL block as recited in claim 10, wherein the first divider includes:
- a 1st NAND gate to perform a NAND operation by receiving the one of the internal clock signals;
- a 2nd NAND gate to perform a NAND operation by receiving the one of the internal clock signals;
 - a 1st inverter to invert the one of the internal clock signals;
- a 3rd NAND gate to perform a NAND operation by receiving an output signal of the 2nd NAND gate;
- a 4th NAND gate, which is cross-coupled with the 3rd NAND gate, to output the first divided signal by performing a NAND operation for an output signal of the 1st NAND gate;
- a 5th NAND gate to perform a NAND operation by receiving output signals of the 3rd NAND gate and the 1st inverter;
- a 6th NAND gate to perform a NAND operation by receiving output signals of the 4th NAND gate and the 1st inverter;
- a 7th NAND gate to perform a NAND operation by receiving an output signal of the 6th NAND gate and outputting an output signal to the 2nd NAND gate; and
- a 8th NAND gate, which is cross-coupled with the 7th NAND gate, to perform a NAND operation by receiving an output signal of the 5th NAND gate and outputting an output signal to the 1st NAND gate.

- 12. (New) The DLL block as recited in claim 11, wherein the second divider includes:
- a 9th NAND gate to perform a NAND operation by receiving the first divided signal;
- a 10th NAND gate to perform a NAND operation by receiving the first divided signal;
 - a 2nd inverter to invert the first divided signal;
- a 11th NAND gate to perform a NAND operation by receiving an output signal of the 10th NAND gate;
- a 12th NAND gate, which is cross-coupled with the 11th NAND gate, to output the second divided signal by performing a NAND operation for an output signal of the 9th NAND gate;
- a 13th NAND gate to perform a NAND operation by receiving output signals of the 11th NAND gate and the 2nd inverter;
- a 14th NAND gate to perform a NAND operation by receiving output signals of the 12th NAND gate and the 2nd inverter;
- a 15th NAND gate to perform a NAND operation by receiving an output signal of the 14th NAND gate and outputting an output signal to the 10th NAND gate; and
- a 16th NAND gate, which is cross-coupled with the 15th NAND gate, to perform a NAND operation by receiving an output signal of the 13th NAND gate and outputting an output signal to the 9th NAND gate.
 - 13. (New) The DLL block as recited in claim 10, wherein the selector includes:
- a first pass gate to pass the second divided signal to the second clock divider when the control signal is in a first logic level; and
- a second pass gate to pass the third divided signal to the second clock divider when the control signal is in a second logic level.
- 14. (New) The DLL block as recited in claim 12, wherein the third divider includes:
- a 17th NAND gate to perform a NAND operation by receiving an output signal of the selector;

- a 18th NAND gate to perform a NAND operation by receiving the output signal of the selector;
 - a 3rd inverter to invert the output signal of the selector;
- a 19th NAND gate to perform a NAND operation by receiving an output signal of the 18th NAND gate;
- a 20th NAND gate, which is cross-coupled with the 19th NAND gate, to perform a NAND operation for an output signal of the 17th NAND gate;
- a 21st NAND gate to perform a NAND operation by receiving output signals of the 19th NAND gate and the 3rd inverter;
- a 22nd NAND gate to perform a NAND operation by receiving output signals of the 20th NAND gate and the 3rd inverter and outputting a reference signal;
- a 23rd NAND gate to perform a NAND operation by receiving an output signal of the 22nd NAND gate and outputting an output signal to the 18th NAND gate; and
- a 24th NAND gate, which is cross-coupled with the 23rd NAND gate, to perform a NAND operation by receiving an output signal of the 21st NAND gate and outputting an output signal to the 17th NAND gate.